Abstract-A novel inductorless tunable switched-capacitor band-pass filter based on N-path periodically time-variant networks is presented. The proposed UWB band-pass filter is complete with ring-oscillator used for multi-phase clock generation suitable for power-efficient IR-UWB systems. The filter prototype was fabricated in TSMC 90 nm CMOS, and occupies a chip area of 0.004 mm 2 . It archives a -3 dB bandwidth of 2 GHz while the center frequency can be tuned from 4 GHz to 4.4 GHz. Power consumption is 1.1 mW from 1.2 V supply voltage, and the performance was verified experimentally.
I. INTRODUCTION
As wireless communication is moving up to higher frequencies, suitable integrated band-pass filters (BPFs) are required. Typically passive filters like surface acoustic wave (SAW) filters are used. Aiming at integrated filter solutions, SAWfilters are not viable [1] . An additional challenge is wideband, microwave filters for impulse radio applications. At microwave frequencies, wideband resonator based filters are hard to make and area consuming. Recently, there has been a renewed interest in switched-capacitor (SC) N-path filters due to the development of CMOS technology allowing this type of filter to work at RF frequencies [2] [3] . They are also known as sampled data filters, commutated capacitors, etc. These filters basically transfer the low-pass/notch characteristic of a network to a band-pass/band-stop one by means of frequency mixers. An N-path filter can realize an inductorless tunable band-pass or band-stop filter in which the center frequency is determined by the mixing frequency. They have been widely utilized in receivers to replace SAW filters in low-cost wireless radiocommunication applications. In addition to cost implications, these SAW filters not only degrade the receiver sensitivity due to their inevitable insertion loss, they are also hard to make tunable. Furthermore, the demand for fully integrated systems is favouring solutions with no external components achievable with novel receiver architectures as well as novel circuit topologies. SC circuits achieve high transfer-function accuracy with low distortion in CMOS technology and thus become attractive for low-voltage operation. A combination of SC filter and N-path technique allows realization of highquality RF filters even with simple ring-oscillators as multiphase clock generators. Still a major challenge is to generate a high-speed multi-phase clock suitable for microwave filtering. 
II. PRINCIPLES OF SC N-PATH FILTERS
A typical N-path filter is composed of N parallel identical filter cells which are cyclically sampled with the frequency F s . Each path usually in turn consists of a passive low-pass filter (LPF) with transfer function H(f ) between an input and output mixer as shown in Fig. 1 . The switches are driven by time/phase shifted versions of clock p(t) and q(t). The time shift between two successive paths is T s /N , where T s is the period of the mixer clock. At any moment one and only one path is connected to the output node. When the switching signals are assumed to be ideal Dirac impulses delayed by T s /N , the output signal S(f ) may be written as a function of the input signal E(f ) as shown in equation (1) .
Equation (1) shows that the output signal is the result of two multiplied sums. The first term corresponds to the Fourier transform of the impulse response of the low-pass filter sampled at T s period. The second one corresponds to the Fourier transform of the input signal sampled at T s /N period. Due to the periodicity of the frequency response, the band-pass center frequency is equal to a multiple of the clock frequency. This filter can be used for clock recovery by filtering the harmonic components [4] . It can also be used as band-pass filter centered around F s [1] . Thus, the N-path filter transfers a low-pass characteristic to a band-pass whose center frequency is controlled by the clock frequency while the low-pass filter and duty cycle of the clock define the bandwidth. In fact the input signal is downconverted to baseband, filtered, and then upconverted again to the same band as the input signal. A multi-phase clock generator with wide tuning-range is required for center frequency tuning.
III. DESIGN OF A UWB SC 5-PATH BAND-PASS FILTER

A. Low-Pass Filter
As mentioned before, the roll-off and bandwidth of the Npath band-pass filter is determined by the sharpness of the lowpass filter. For most wideband filters a second-order passive low-pass filter is sufficient. A second-order RC low-pass filter is designed for improved frequency roll-off. Thus, the gain decreases by 40 dB per decade above cut-off frequency. Besides, the RC in each path of an N-path filter performs integration on the input signal when the corresponding switch is on. Any variation of R and C will result in filter bandwidth deviations from the designed value.
B. Multi-Phase Clock Generator
Since the center frequency of the SC N-path band-pass filter can be tuned with the clock frequency, a high-speed tunable oscillator is desirable. The tunability is particularly useful for RF integrated circuits, for which the tuning of the center frequency by a clock signal permits either to compensate for process variations and device mismatch or to filter various channels with the same filter. Several clock generator topologies for RF frequencies have been proposed in literature [5] . Most of them use inductors and capacitors to provide oscillation. These inductors occupy a very large area in the layout and are hard to adapt to finer pitch technology. In this design, a ring oscillator based, multi-phase clock generator is proposed. Avoiding an external crystal-driven clock, higher frequencies are feasible and full integration is possible. The multi-phase clock generator is built with digital logic gates and can be scaled with CMOS technology as shown in Fig. 2 . Five inverters form a closed loop with positive feedback. It generates a 5-phase clock signal used for driving SC circuits.
In order to tune the oscillation frequency, a programmable delay is provided by tuning the back-gate (bulk) voltage of the PMOS devices of the inverters in the ring. In this way no additional loading is applied, thus, maintaining the highest possible oscillator frequency. Both back-gate voltages of NMOS transistor and PMOS transistor can be controlled, but it would require two different voltage levels dependent on each other, which is difficult to accomplish.
The intrinsic propagation delays of each inverter are
Where t PHL-INV and t PLH-INV are the high-to-low and lowto-high delay of the inverter, R N and R P are the equivalent resistances of the NMOS transistor and PMOS transistor, respectively, and C load is the load capacitance on the output of each inverter. The oscillation frequency, w 0 , is given by
The phase noise of the ring oscillator is investigated in [6] , an can be calculated as
Where A k is a factor depending on the noise generation mechanism studied, k is the Boltzmann's constant, T is the temperature in Kelvin, R ns is an equivalent noisy resistor, V A is the voltage amplitude of the signal, and ∆ω is the frequency offset. In order to reduce the phase noise, the equivalent resistance R ns must be reduced trading off against increase in power consumption. the PMOS switch passes a large signal well. In addition, input signal to the band-pass is much smaller than supply voltage. Therefore, the NMOS switch is chosen in this design instead of PMOS switch for maximizing input/output signal range when body effect is taken into account. Combining the NMOS and PMOS into a transmission gate (TG) can pass well both large and small signal at the price of larger layout area and need for two complementary clocks. Switch resistance can have strong impact on the maximum achievable rejection in N-path filters. In order to increase the maximum rejection of the filter, the switch resistance should be very small with respect to the source resistance. Increasing switch size will improve linearity, and decrease the switch resistance. However, larger switch size also means larger parasitic capacitors, affecting the frequency range, clock leakage, and also requiring more clock power to drive the switches [3] . From the other hand, the propagation delays of the NMOS switch is estimated as
Where t PHL-SW and t PLH-SW are the high-to-low and low-tohigh delay of the switch, respectively, R sw is the switch resistance of the NMOS switch, and C tot is the total capacitance on the output of the switch, that is, the sum of the output capacitance, any capacitance of interconnecting lines, and the input capacitance of the following stages. Increasing switch size reduces the propagation delays from the input to the output of the switch. However, the delay in turning the switch on is increased due to higher input capacitance. Therefore, the sizes of the NMOS switches were optimized during simulation.
IV. MEASUREMENT RESULTS
In order to verify the performance of the filter, a chip prototype was implemented in TSMC 90 nm CMOS. Fig. 4 shows the die microphotograph of the proposed filter. The filter core occupies an area of only 0.075×0.055 mm 2 . Due to the filling structures, the planarization of metal layers and the passivation layer in this 90 nm CMOS technology, the chip photo does not show any details of the circuitry. Fabricated dies were bonded directly to FR4 PCBs to avoid the inductive load of a package and to avoid long bond wires. The input of the filter was matched to 50 Ω for measurement purpose. Input RF interface was connected to SMA connector. Adopted 50 Ω transmission line, the RF signal path was carefully designed and isolated. The output of the filter was measured by means of on-chip probing. The probe pads were designed for ground-signal-ground (GSG) probes with 100 µm pitch. A Rohde & Schwarz ZVB20 vector network analyzer was used for measuring S-parameters as well as phase responses. In this technology, operation center frequency up to 4.4 GHz can be expected. The filter responses at different switching frequencies are plotted in Fig. 5 . Tuning the back-gate bias voltage of the PMOS devices in the ring oscillator results in a frequency tuning range of 9.5% around 4.2 GHz. Fig. 6 demonstrates the phase behaviour of the filter. As can be seen, the filter expresses a linear phase shift over the designed band between 3 GHz and 5 GHz. The phase linearity ensures minimal dispersive distortion of UWB pulses. The distortion is then verified again by applying a fifth derivative Gaussian pulse at the input of the filter, and then looking at the output signal on an oscilloscope. The pulse fills a bandwidth from 3.1 GHz to 5.4 GHz, and as expected, no dispersion is added by the filter when the main part of the output pulse is well preserved. Both input and output signal are plotted in Fig. 7 indicating some attenuation of the filtered signal. The noise performance was measured by gain method using a Rohde & Schwarz FSQ26 signal analyzer. It reveals that the NF is approximately 14 dB. This high NF is due to the high filter's insertion loss as a result of input mismatching. The wideband filter consumes a power of 1.1 mW from a 1.2 V supply voltage. Table I summarizes the performance of the filter, and compares it to other previous published tunable band-pass filter in CMOS. This filter offers the smallest area and highest center frequency of all the filters reported in table I.
V. CONCLUSION
In this paper, we have presented an inductorless SC 5-path band-pass filter targeted for low band of the UWB spectrum.
The filter occupies a chip area of 0.004 mm 2 , and consumes a power of 1.1 mW from 1.2 V supply voltage. It achieves a -3 dB bandwidth of 2 GHz with center frequency tuning range between 4 GHz and 4.4 GHz. NF is approximately 14 dB over 3-5 GHz bandwidth with minimal dispersion. The filter is compact, suitable for standard digital technology, and can be fully integrated without any external clock reference. This filter is competitive to other start-of-the-art tunable band-pass filters, and could substitute passive SAW filters for broadband wireless radio-communication.
